A ctive and passive seismology require high-resolution, low-level signal acquisition. In both methods, the equipment most widely used to acquire seismic data in the marine environment is an ocean bottom seismometer (OBS). We designed and built a high-resolution acquisition system prototype for an OBS that is mainly used in active seismic experiments in which maps are generated of the width and material of ocean bottom sublayers. Other OBS system applications, in which the objective is to estimate the location and magnitude of an earthquake require higher autonomy. When an OBS is used in a permanent seafl oor observatory with no power supply limitation, it can generate tsunami alert signals to shore. This paper presents the design and implementation of a high-resolution, low-noise acquisition system of acoustic signals for marine seismology. We discuss the following: minimizing system noise in the design and implementa-◗ tion stage, and fi nding the specifi cations of the system before it is used in ◗ real environmental conditions by using a series of characterization tests based on IEEE Standard 1057 [1] and IEEE Standard 1241 [2] . To obtain realistic results in these tests, external noise coupling to the system is minimized to calculate the S/N ratio, dynamic range, effective number of bits (ENOB), and analog-to-digital converter (ADC) clock jitter. These parameters help to compare data loggers designed to be used in OBSs.
Background
In passive seismology, the nature and location of an earthquake source is unknown. Seismometers are used to record an earthquake and micro-seismic activities in the marine environment, and the acquired data are used by scientists to estimate the magnitude and location of an earthquake. In active seismology, a compressed-air gun is used as an artifi cial source of seismic activity and is dragged by a research vessel during an experiment. The acoustic signals generated by the compressed-air gun travel to the bottom of the sea and also through the earth layers. They are refl ected and refracted at each discontinuity and are recorded by
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The signal travels tens of kilometers through the earth layers, and it is a very low signal when collected by the acquisition system. The data logger S/N needs to be optimized. The OBS is equipped with three sensors: a tri-axial geophone [4] based on three accelerometers ◗ placed at right angles (one for each axis), which couples to the seabed to collect seafl oor vibrations, a hydrophone that senses water pressure, and ◗ an acoustic transducer for the recovery process. ◗ Once the experiment is over, an acoustic signal is sent to the OBS which releases the anchor weight used for deployment, and that allows the OBS to rise to the surface.
The Acquisition System Design
The acquisition system consists of four main blocks: a microcontroller and data storage module, an ADC module, a power regulation module, and a time base module; a lithium-ion battery pack is the main power supply. Figure 2 shows a diagram of the acquisition system.
Micro-Controller and Data Storage Module
The micro-controller and storage module is based on a MC68332 microcontroller and utilizes a 4 GB CompactFlash memory card for data storage. This module is in charge of confi guring the ADC module by selecting the sampling rate and low-power operations. The acquisition software acquires data continuously from input channels through a Queued Serial Peripheral Interface bus, performs time stamping by using the integrated real-time clock and stores the data in the CompactFlash memory card. Furthermore, this module performs default confi guration of the system, time synchronization with a GPS signal (or by using a crystaldescribed in the next paragraph) before OBS deployment, clock drift calculation after OBS recovery, and low-power sleep.
The Time Base Module
In active marine seismology, the quality of the ocean bottom model obtained after signal processing is related directly to the timing of the acquired data. As the equipment has no access to a GPS signal for time synchronization when it is on the seabed, a single precise crystal is used to generate all the signals necessary for data acquisition. The time base module uses a 32.768 MHz Vectron Temperature Compensated Crystal Oscillator as the main time reference.
The Power Regulation Module
To reduce the noise coupling from the power regulation module to the ADC module and to maximize the autonomy of the instrument, we used MAX1653 switched converters with output noise control. This regulator reduces interference due to switching noise by ensuring a constant switching frequency regardless of the load and line conditions, thus concentrating the emissions at a known frequency outside the system bandwidth.
The ADC Module
The noise level of the ADC module defi nes the fi nal resolution of the overall system. Special care must be taken in designing this module in order to obtain high-quality data. The ADC
Fig. 1. Ocean bottom seismometer (OBS).

Fig. 2. Acquisition system block diagram.
module is based on a four-channel, 24-bit CS5372 ADC oversampling at 512 kHz and a CS5376A digital fi lter for data decimation and interfacing with the microcontroller module. The CS5372s are two-channel, high-dynamic range, fourth-order - modulators that provide a dynamic range of 130 dB at 103-Hz bandwidth and a total harmonic distortion (THD) of −118 dB. Figure 3 shows the block diagram of the ADC module.
The acquisition systems used for active seismic surveys require a low noise level, thus maximizing the ENOB as well as the dynamic range. Electromagnetic interference (EMI) and channel crosstalk are common causes of signal degradation in high-resolution acquisition systems. Poor design of the ADC module results in a high noise level and therefore a low S/N. The following considerations were taken into account in the design of the ADC module in order to obtain the required noise performance.
Analog stage optimizations: The input stage of the ADC module is based on the CS3301/02 low-noise, fully differential amplifiers with a noise level of 380nV. Analog fully differential signaling presents many advantages in low-level signal acquisition. First, the signal is protected from the noise coupling paths, which are reference and power supply, and second, by defi nition, the signal amplitude is double of that in single-ended signals. Differential signals also improve EMI immunity, which directly depends on the return current loop areas in the printed circuit board (PCB). In order to reduce EMI within the analog stage of the PCB, the areas formed by the currents fl owing through tracks and the return currents that fl ow under the tracks have to be minimized. In differential signals, this is achieved easily, as the return current related to the negative terminal has the same magnitude and opposite sign of the one that appears on the positive terminal and, therefore, the net current cancels out. This is only true if the positive and negative terminals have the same length. Therefore, in the PCB design, differential traces have to be parallel. By minimizing the distance between parallel traces, current loop areas are also minimized, resulting in reduced EMI (Figure 4 ) [5] .
High-frequency noise rejection: In seismology, the signal bandwidth is DC to 100 Hz for the geophone and 20 kHz for the hydrophone. To reject high-frequency noise, low-pass differential RC fi lters are used before signal amplifi cation. The cutoff frequency is placed at 40 kHz, much higher than the signal bandwidth.
PCB design optimizations: The PCB of the ADC module is divided into four layers:
Top layer: analog stage and low-frequency signals are ◗ included on this layer. There are very few high-frequency signals (ADC clock, digital data, etc.) available. They are placed far away from the analog input, thus minimizing the effects of crosstalk and EMI on the data. Ground layer: the ground layer is a solid reference without ◗ tracks or discontinuities and is the best way to minimize return current loop areas [6] 
B o t t o m l a y e r : ◗ all communication components that use high-frequency signals are placed on this layer, minimizing the EMI and crosstalk onto the analog input.
In the PCB design, all the input analog traces are routed as differential pairs. Theref o re , a l l s o u rc e and return analog signal currents are constrained to the differential pair route and do not return through the ground plane [5] . Figure 4 shows the analog differential signal traces of an input channel of the PCB.
Each device supply pin includes a 100-nF capacitor for high-frequency noise rejection and a 10-µF capacitor for lowfrequency noise rejection. Both capacitors are placed as close as possible to the supply pin, with the lower capacitor placed closer to the pin to reject the noise generated by the trace itself. Furthermore, special care has been taken in choosing the capacitor technology for analog fi ltering, anti-alias RC network, and the voltage reference of the ADCs, specifi ed by the ADC manufacturer. Figure 5 shows the ADC module implemented.
Acquisition System Tests
In the last decade, many marine research institutes have designed and implemented acquisition systems for their OBS. However, at present there is a lack of standard procedures for characterization of these systems. Every marine institute provides specifi cations of their acquisition system, but they do not give any indication of how they have been calculated. To fi nd the performance of the data logger, a series of tests based on IEEE Standard 1057, Standard for Digitizing Waveform Recorders [1] , and IEEE Standard 1241, Standard for Terminology and Test Methods for Analog-to-Digital Converters [2] , are implemented in LabVIEW [7] . Some of these tests are not direct implementation of the tests included in the standards; however, the parameters are calculated by using the defi nitions and expressions given in the standards. These tests are the following:
The discrete Fourier transform (DFT) test, ◗
The random noise test, ◗ The crosstalk test, and ◗ The ADC clock jitter test.
◗
The selected parameters to be calculated take into account the specifi cations needed to characterize an OBS. In the DFT, crosstalk, and ADC clock jitter tests, a sine wave is applied at the input of the system and a known number of samples are acquired. These samples are used to calculate the desired parameters using the expressions indicated in the standards. In the random noise test, no signal is applied to the input. The signal reconstruction of the acquired data is given by (1) where Q is the code width and T[1] is the fi rst transition level [8] defi ned by the transfer function of the CS5372 modulator. In the case, Bipolar with true zero (2) where V min is the minimum voltage that can be applied to the modulator without an output error [8] .
Taking into account that the system under test has a 24-bit resolution and that a noise analysis is necessary, low-noise instruments have to be used to calculate the parameter correctly. In this case, an ultra-low-noise and distortion Stanford Research System (SRS) DS360 function generator is used to generate the input signals. The DS360 function generator presents a −110 dB THD in 5 kHz bandwidth with a minimum 20 µV pp differential amplitude, allowing characterization of the system by using low-input amplitudes, as in real conditions. Another common source of noise coupled to the system is the power supply. Power supplies are often not fi ltered and are not suitable for low-noise systems. Therefore, we have used batteries to supply the acquisition system, which is the best way to minimize the noise coupling from the source to the system. Figure  6 shows a block diagram of the system set up in the lab in order to carry out the characterization tests.
As a result of impurities in the input signal from the signal generator, there is a leakage of energy from the fundamental frequency to the nearby frequencies, causing spectral leakage in the DFT calculation. Another cause of spectral leakage is discontinuous acquisition of the input signal. To minimize the effect of spectral leakage, an exact integer number of periods of the input signal has to be acquired. By adjusting the input signal frequency using equation (3), we can almost achieve an integer number of cycles in the record. In practice, due to physical errors such as random noise of the ADC clock, signal generator phase noise and ADC quantization noise, the number of periods present in acquisition will never be an exact integer. The equation that relates the input signal frequency, f, is where f s is the sampling frequency, M is the total samples acquired, and J is an integer prime number to M. Moreover, a digital window can be applied to the acquired data. In this case we have used a Hann (Hanning) window, taking into account the type of signal generated in real conditions by the compressedair gun. The test procedure for each test is described below.
The Test Procedures
DFT test [1] , [2] : A sine wave signal with a known amplitude and frequency is applied at the input of the system, and 4,096 samples/channel, with a sampling frequency of 250 samples/s, are acquired and transferred to a PC. A program in LabVIEW that runs in the PC is in charge of data storage in a file. The DFT Analysis option of the characterization software reads the data samples stored previously and represents the DFT of every channel on a separate graph. Noise and distortion parameters are calculated from the DFT components, and results for every channel are given in separate tables. The Save Front Panel Image option allows the user to store the calculated parameters in a fi le. Figure 7 shows the front panel of the DFT test. The results correspond to one of the channels.
To minimize the effects of spectral leakage and line interference (50 Hz) coupled to the system through the signal generator on the results, the software includes algorithms to correct these errors before the parameter calculation.
Random noise test [1] , [2] : To calculate the random noise generated by the input amplifier stage of the ADC module, a random noise test is implemented. Figure 8 shows the front panel of the random noise test. All input channels are grounded. Two separate data fi les of 4,096 samples/ channel at 250 samples/s are acquired and stored in a PC. The Random Noise Analysis option of the characterization software reads the data fi les previously stored, removes the ADC fi xed-pattern errors that occur in the same location of successive records by subtracting the data samples, and calculates the noise variance given by: (4) where σ 2 is the noise variance, yan and ybn are data samples in the data fi les, and M is the record length for every channel. The Save Front Panel Image option allows for storing the fi nal results. 
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Crosstalk test [1] : Often calculation of channel crosstalk is a good evaluation of the PCB design of an ADC module. See [2] for terminology, defi nitions, and meaning of the parameter. Electromagnetic interference (EMI) coupled to the analog input as well as poor distribution of ground and power supply planes have a direct effect on the crosstalk value. In this case, a full-scale sine wave (5 Vpp) is applied to the channel under test while all the other channels are grounded. Four thousand ninety-six samples/channel are acquired and stored in a data fi le. The Crosstalk Analysis option of the characterization software reads the data fi le stored previously, and the crosstalk level of the channel under test is given by the ratio between the rms of a spurious signal level coupled and the rms input signal amplitude. In this test, the spurious signal is the signal coupled from the channel under test to all other channels at the input signal frequency.
(5)
ADC clock jitter test [1] : The method used to fi nd the ADC clock jitter is based on the calculation of rms noise resulting from clock random errors. Two different input signal frequencies are used to calculate ADC clock jitter: a sine wave of 5 Hz (f1) and another one of 90 Hz (f2). The input signal amplitude of 2.25 V (A) remains constant. The rms noise values of σ1 and σ2 at both frequencies are calculated using Equation 6: (6) where yn represents the collected samples, represents the sine-fi tted samples of the data, and M is the record length (M = 1,024). The upper bound for clock jitter is given by (7) There are two methods given in [1] for the ADC clock jitter estimation. We have used the above method because error sources such as ADC quantization noise and additive noise do not affect the result given in the ADC clock jitter estimation. The subtraction in Equation 7 eliminates their effect, providing a better estimation of the jitter [9] .
Results
The implemented tests described in the previous section are used to fi nd the specifi cations of the acquisition system before carrying out an active seismic experiment. Noise parameters are calculated by using a 20-µVpp differential input sine wave minimizing the noise coupled from the signal generator to the system. This constitutes a realistic case, as in active seismology, where the signal level detected by the instrument is very low.
The specifi cations of the data logger show that the dynamic range of all the channels is about 129 dB, slightly below the ADC dynamic range at the same sampling rate (130 dB at 103 Hz), while the resolution of the system is about 21.4 bits as a result of noise. In the test implemented, the dynamic range is given by equation (8): (8) where Afullscale is the amplitude of the full scale sine wave applied at the input. The random noise is about 1.1 least significant bits (LSBs), an rms value, which corresponds to about 320 nV. A channel crosstalk of −147 dB shows a good PCB design and EMI immunity. We also note that channel 1 presents slightly lower performance because of its higher noise level. This channel is dedicated to the hydrophone and has a different analog fi lter than the rest of channels. The performance of the input analog fi lter of this channel has to be improved in order to minimize the noise level. The ADC clock jitter is rated at 76.5 ± 3.3 ns with a 95% confi dence level. Complete results of the characterization tests for all of the channels can be found in [4] .
The OBS prototype data has been compared with OBSs from the IFM-Geomar Institute, Germany, and from Scripps Oceanographic Institute in real environmental conditions with satisfactory results in 2006 [4] and 2008. OBSs were placed in the same location, an air gun was used as the acoustic source, and the acquired data from different OBSs were compared after signal processing in the lab [4] .
